If you need more lookups,
subscriptions start at $34 USD/month.
Rushin Patel Location
San Jose, CA, US
Rushin Patel Work
2026 -now IC Design Engineer - Chip Power Integrity @
2023 -2026 Product Engineering Specialist @
2016 -2023 Sr. Principal Product Engineer @
2015 -2016 Application Engineer @
2011 -2014 Design Methodology Engineer @
2008 -2009 Graduate student @
Rushin Patel Education
San José State University
MS (Electrical Engineering)
2008-2009
PIET
BE (Electronics & Communication)
2003-2007
Rushin Patel Skills
Synopsys tools
Physical Design
SoC
ASIC
Low-power Design
EM/IR
Digital IC Design
Cadence
Rushin Patel Summary
Rushin Patel, based in San Jose, CA, US, is currently a IC Design Engineer - Chip Power Integrity at Broadcom. Rushin Patel brings experience from previous roles at Cadence Design Systems, ANSYS Apache and LSI, an Avago Technologies Company. Rushin Patel holds a 2008 - 2009 MS in Electrical Engineering @ San José State University. With a robust skill set that includes Synopsys tools, Physical Design, SoC, ASIC, Low-power Design and more. Rushin Patel has 6 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Rushin Patel?
Find contact details for 700 million professionals.