Parth Pawar Email
Design Engineer II, PHY Firmware @ Cadence Design Systems
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Parth Pawar Location
- San Jose, CA, US
Parth Pawar Work
- Design Engineer II, PHY Firmware @ (June 2026 - Present)
- Graduate Teaching Assistant @ (January 2026 - May 2026)
- Graduate Teaching Assistant @ (August 2025 - December 2025)
- Hardware Engineering @ (June 2025 - August 2025)
- Graduate Student Researcher @ (November 2024 - August 2025)
- Digital Design Team Member @ (August 2024 - June 2025)
- Physical Design Team Member @ (August 2024 - June 2025)
Parth Pawar Education
- Georgia Institute of Technology
Master of Science - MS (Electrical and Computer Engineering)
2024-2026 - Veermata Jijabai Technological Institute (VJTI)
Bachelor of Technology - BTech (Electronics and Telecommunication Engineering)
2020-2024 - G.E.I.S, M.H. High School and Junior College, Thane
HSC
2020 - Saraswati Vidyalaya High School and Junior College of Science, Rabodi, Thane
SSC
2018
Parth Pawar Skills
- Artificial Intelligence (AI)
- Bluetooth Low Energy
- Business Solutions Development
- C++
- Channel Coding
- Code Division Multiple Access Method (CDMA)
- Communication
- Data Analysis
- Digital Signal Processing
- Embedded C
- Embedded Systems
- Floorplanning
- Internet Protocol (IP)
- Internet Protocol Suite (TCP/IP)
- MATLAB
- Machine Learning
- NI Multisim
- Neural Networks
- Operations Management
- Packet Switching
- Problem Solving
- Python (Programming Language)
- Sampling
- Scilab
- Signal
- Signal Processing
- SystemVerilog
- Transmission Control Protocol (TCP)
- User Datagram Protocol (UDP)
- Very-Large-Scale Integration (VLSI)
- Web Development
- WiFi
- Wireless Networking
Parth Pawar Summary
- Parth Pawar, based in San Jose, CA, US, is currently a Design Engineer II, PHY Firmware at Cadence. Parth Pawar brings experience from previous roles at Georgia Institute of Technology, Hughes and Robotics & Intelligent Construction Automation Laboratory. Parth Pawar holds a 2024 - 2026 Master of Science - MS in Electrical and Computer Engineering @ Georgia Institute of Technology. With a robust skill set that includes Artificial Intelligence (AI), Bluetooth Low Energy, Business Solutions Development, C++, Channel Coding and more. Parth Pawar has 1 emails on RocketReach.
Looking for a different Parth Pawar?
Find contact details for 700 million professionals.
Others Named Parth Pawar
Parth Pawar
Software Engineer
Seattle, WA, US
Parth Pawar
System Engineer
Sangli, MH, IN
Parth Pawar
Software Engineer II
Mumbai, MH, IN
Parth Pawar
Design Engineer II, PHY Firmware
San Jose, CA, US
Top Cadence Design Systems Employees
Mahesh Kailasam
Corporate Vice President, R and D
Los Altos, CA, US
William Hung
Corporate Vice President of R and D
San Jose, CA, US
Abhi Kolla
Vice President
San Jose, CA, US
Venkat Thanvantri
Corporate Vice President
San Jose, CA, US
Ludger Johanterwage
VP Program Management
San Jose, CA, US
Sumbal Rafiq
Corporate Vice President of Engineering
San Jose, CA, US
Qinghua Liu
Vice President, Research and Development
San Jose, CA, US
Lokesh Korlipara
VP Research and Development
San Jose, CA, US
Lip-Bu Tan
CEO
San Jose, CA, US
Wendy Zhang
SVP Global Workplace Resources
San Jose, CA, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co