Hao Ji Email & Phone Number
Vice President of Research and Development @ Cadence Design Systems
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Hao Ji Location
- San Jose, CA, US
Hao Ji Work
- 2014 -now Vice President of Research and Development @
- 2003 -2014 Product Engineer Director @
- 2001 -2003 R and D Manager and Sr. Software Engineer @ Celestry Design Technology, Inc.
- 2000 -2001 Sr. Software Engineer @ Ultima Interconnect Technology, Inc.
Hao Ji Education
- University of California, Santa Cruz
Doctor of Philosophy (Ph.D.) (Computer Engineering)
1997-2000 - Southeast University
Master's Degree (Electrical Engineering)
1994-1997 - Southeast University
Bachelor's Degree (Electrical Engineering)
1991-1994
Hao Ji Skills
- ASIC
- EDA
- TCL
- Physical Design
- Verilog
- SoC
- Integrated Circuit Design
- IC
- Semiconductors
- VLSI
- Cadence Virtuoso
- Mixed Signal
- Simulations
- Static Timing Analysis
- Analog
- Leadership
- Engineering
- Software
- Strategic Planning
- Microsoft Office
- Product Management
- Customer Service
- Management
- Product Development
- Application Specific Integrated Circuits Asic
- Application Specific Integrated Circuits
Hao Ji Summary
- Hao Ji, based in San Jose, CA, US, is currently a Vice President of Research and Development at Cadence Design Systems. Hao Ji brings experience from previous roles at Cadence Design Systems, Celestry Design Technology, Inc. and Ultima Interconnect Technology, Inc.. Hao Ji holds a 1997 - 2000 Doctor of Philosophy (Ph.D.) in Computer Engineering @ University of California, Santa Cruz. With a robust skill set that includes ASIC, EDA, TCL, Physical Design, Verilog and more. Hao Ji has 2 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Hao Ji?
Find contact details for 700 million professionals.
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co