2005 -
2013 Senior Analog Engineer @ Chrontel Inc.
Jia Chen Education
Arizona State University
Master of Science Electrical Engineering (MSEE) (Solid State Electronics (GPA: 3.80))
2001
-
2002
Jia Chen Skills
PLL
Spectre
Mixed Signal
CMOS
Analog Circuit Design
IC
Cadence Virtuoso
Analog
ASIC
Circuit Design
Cadence Spectre
SPICE
SpectreRF
Jia Chen Summary
Jia Chen, based in San Jose, CA, US, is currently a Senior Design Engineer at NVIDIA. Jia Chen brings experience from previous roles at Chrontel Inc.. Jia Chen holds a 2001 - 2002 Master of Science Electrical Engineering (MSEE) in Solid State Electronics (GPA: 3.80) @ Arizona State University. With a robust skill set that includes PLL, Spectre, Mixed Signal, CMOS, Analog Circuit Design and more. Jia Chen has 2 emails and 1 mobile phone numbers on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.