FPGA Hardware Design Engineer @ (September 2007 - September 2011)
Hardware Engineer Co-op @ (January 2006 - August 2006)
Eric Chao Education
University of Michigan
B.S. (Electrical Engineering)
2003-2007
Eric Chao Skills
FPGA
Debugging
Verilog
SystemVerilog
Verification
Altera
Xilinx
Perl
C++
Hardware
Testing
ASIC
VHDL
Microsoft Office
SQL
Eric Chao Summary
Eric Chao, based in San Jose, CA, US, is currently a Sr. Principal Engineer at Palo Alto Networks. Eric Chao brings experience from previous roles at Palo Alto Networks, Quantlab Financial, LLC and F5 Networks. Eric Chao holds a 2003 - 2007 B.S. in Electrical Engineering @ University of Michigan. With a robust skill set that includes FPGA, Debugging, Verilog, SystemVerilog, Verification and more. Eric Chao has 3 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Eric Chao?
Find contact details for 700 million professionals.