If you need more lookups,
subscriptions start at $34 USD/month.
Ancy M Location
Bengaluru, KA, IN
Ancy M Work
Principal Design Engineer @ (June 2024 - Present)
Lead Design Engineer @ (June 2020 - April 2025)
Senior Technical Analyst @ (July 2017 - June 2020)
Hardware Design Engineer @ (June 2011 - April 2016)
Project Engineer @ (August 2009 - June 2011)
Ancy M Education
Anna University Chennai 2004-2008
St. Joseph's Higher Secondary School Kallody 2002-2004
Ancy M Skills
Pattern Development
VLSI
ASIC
FPGA
Semiconductor Industry
DFT
Digital IC Design
RTL Coding
VHDL
Semiconductors
Verilog
System on a Chip (SoC)
Scan Insertion
Automatic Test Pattern Generation (ATPG)
MBIST
memory bist
GLS
Gate Level Simulation
Ancy M Summary
Ancy M, based in Bengaluru, KA, IN, is currently a Principal Design Engineer at Cadence. Ancy M brings experience from previous roles at Cadence, UST Global, Wipro and National Aerospace Laboratories, Bangalore. Ancy M holds a 2004 - 2008 Anna University Chennai. With a robust skill set that includes Pattern Development, VLSI, ASIC, FPGA, Semiconductor Industry and more. Ancy M has 1 emails on RocketReach.
Looking for a different Ancy M?
Find contact details for 700 million professionals.