2011 -2016 Graphics Hardware Engineer, Physical Design Team, Visual and Parallel computing Group @
2010 -2011 Graduate Technical Intern, Physical Design Team, Visual and Parallel computing Group @
Varada A Education
Vellore Institute of Technology
Master of Technology - MTech (VLSI Design)
2009-2011
Visvesvaraya Technological University
Bachelor of Engineering - BE (Electronics and Communications Engineering)
2005-2009
Varada A Skills
ASIC
Physical Design
Static Timing Analysis
Timing Closure
Digital Circuit Design
Logic Synthesis
Scan Insertion
Clock Tree Synthesis
Place & Route
Synopsys tools
Synopsys Primetime
ICC
Physical Verification
Signal Integrity
Equivalence Checking
Shell Scripting
Tcl-Tk
SoC
C
Verilog
TCL
EDA
Semiconductors
Very-Large-Scale Integration (VLSI)
Tweaker ECO
Calibre
Varada A Summary
Varada A, based in Santa Clara, CA, US, is currently a Physical Design Engineer at Google. Varada A brings experience from previous roles at Cadence Design Systems, Synapse Design Inc. and Intel Corporation. Varada A holds a 2009 - 2011 Master of Technology - MTech in VLSI Design @ Vellore Institute of Technology. With a robust skill set that includes ASIC, Physical Design, Static Timing Analysis, Timing Closure, Digital Circuit Design and more. Varada A has 4 emails on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.