Principal Design Engineer @ (October 2008 - July 2011)
Staff Design Engineer @ (July 2007 - October 2008)
Staff Design Engineer @ (February 2004 - June 2007)
Terry Magee Education
Trinity College, Dublin
Master of Science (Design)
1993-1995
University College Dublin
(Engineering)
1989-1993
Terry Magee Skills
Performance Modeling
Silicon Design
Silicon Architecture
DDR5 LPDDR5 HBM
Team Management
Field-Programmable Gate Arrays (FPGA)
Network-on-chip (NOC)
ASIC
Terry Magee Summary
Terry Magee, based in California, United States, is currently a Senior Architect for Memory, IO, & Interconnect at Intel Corporation. Terry Magee brings experience from previous roles at Xilinx, LSI Logic and Synopsys. Terry Magee holds a 1993 - 1995 Master of Science in Design @ Trinity College, Dublin. With a robust skill set that includes Performance Modeling, Silicon Design, Silicon Architecture, DDR5 LPDDR5 HBM, Team Management and more. Terry Magee has 1 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Terry Magee?
Find contact details for 700 million professionals.