Terry Magee Email & Phone Number
Senior Architect for Memory, IO, & Interconnect @ Intel Capital
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Terry Magee Location
- California, United States
Terry Magee Work
- 2018 -now Senior Architect for Memory, IO, & Interconnect @
- 2011 -2018 Principal Engineer @
- 2008 -2011 Principal Design Engineer @
- 2007 -2008 Staff Design Engineer @
- 2004 -2007 Staff Design Engineer @
Terry Magee Education
- Trinity College, Dublin
Master of Science (Design)
1993-1995 - University College Dublin
(Engineering)
1989-1993
Terry Magee Skills
- Performance Modeling
- Silicon Design
- Silicon Architecture
- DDR5 LPDDR5 HBM
- Team Management
- Field-Programmable Gate Arrays (FPGA)
- Network-on-chip (NOC)
- ASIC
Terry Magee Summary
- Terry Magee, based in California, United States, is currently a Senior Architect for Memory, IO, & Interconnect at Intel Corporation. Terry Magee brings experience from previous roles at Xilinx, LSI Logic and Synopsys. Terry Magee holds a 1993 - 1995 Master of Science in Design @ Trinity College, Dublin. With a robust skill set that includes Performance Modeling, Silicon Design, Silicon Architecture, DDR5 LPDDR5 HBM, Team Management and more. Terry Magee has 1 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Terry Magee?
Find contact details for 700 million professionals.
Top Intel Capital Employees
Nick Washburn
Senior Managing Director, Intel Capital
Denver, CO, US
Michelle Luo
Vice President and Global Account Leader of HP at Intel Corporation
California, United States
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co