If you need more lookups,
subscriptions start at $34 USD/month.
Tejas Talati Location
Cupertino, CA, US
Tejas Talati Work
2015 -now Principal Engineer @
2014 -2015 Principal Engineer -IC Design @
2011 -2014 PMTS @
2004 -2011 Technical Leader @
1997 -2004 Tech Champion @
1994 -1997 Executive R and D @ Secure Meters Limited
Tejas Talati Education
Birla Institute of Technology and Science, Pilani
Ms (Systems and Information Systems)
1995-1997
Gujarat University
BE (Computer Engineering)
1989-1993
Tejas Talati Skills
Vera
Functional Verification
SystemVerilog
ASIC
SoC
Verilog
NCSim
VLSI
PCIe
UVM
FPGA
SystemC
Embedded Systems
Perl
Debugging
Testing
Semiconductors
C
System on a Chip (SoC)
Very-Large-Scale Integration (VLSI)
System on a Chip Soc
Application Specific Integrated Circuits Asic
Very Large Scale Integration Vlsi
System on a Chip
Very Large Scale Integration
Application Specific Integrated Circuits
Tejas Talati Summary
Tejas Talati, based in Cupertino, CA, US, is currently a Principal Engineer at Marvell Technology. Tejas Talati brings experience from previous roles at Broadcom, Cortina Systems and eInfochips. Tejas Talati holds a 1995 - 1997 Ms in Systems and Information Systems @ Birla Institute of Technology and Science, Pilani. With a robust skill set that includes Vera, Functional Verification, SystemVerilog, ASIC, SoC and more. Tejas Talati has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Tejas Talati?
Find contact details for 700 million professionals.