Principal Engineer - AI Memory Systems Architect, JEDEC Representative @ Intel Corporation
5 free lookup(s). No credit card required.
Saravanan S Location
United States
Saravanan S Work
2021 -
now Principal Engineer - AI Memory Systems Architect, JEDEC Representative @
2019 -
2021 Systems Hardware Architect @
2014 -
now JEDEC Representative - Intel and IBM @
2015 -
2019 Senior Research and Development, JEDEC Representative @
2010 -
2015 Advisory Research Engineer @
2006 -
2010 Staff and Senior Staff Research Engineer @
2003 -
2006 Technical Lead - Hardware @
2000 -
2003 Research Engineer (Scientist) @
1999 -
2000 Systems Engineer @
Saravanan S Education
Birla Institute of Technology and Science, Pilani
Doctor of Philosophy - PhD (Future Memory Technologies Reliability Improvements)
2014
-
2022
Birla Institute of Technology and Science, Pilani
Master of Science - MS (Software Systems)
Bharathidasan University
Bachelor of Engineering - BE (Electrical, Electronics and Communications Engineering)
Saravanan S Summary
Saravanan S, based in United States, is currently a Principal Engineer - AI Memory Systems Architect, JEDEC Representative at Intel Corporation. Saravanan S brings experience from previous roles at Intel Corporation, JEDEC and IBM. Saravanan S holds a 2014 - 2022 Doctor of Philosophy - PhD in Future Memory Technologies Reliability Improvements @ Birla Institute of Technology and Science, Pilani. Saravanan S has 4 emails on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.