Indian Institute of Technology, Bombay 2003
-
2005
Visvesvaraya National Institute of Technology 1999
-
2003
Bal bharti
Ritesh Garg Skills
Memory Design
Circuit Design
Compiler Design
SRAM
CMOS
Memory Test
Compiler Construction
SoC
VLSI
System on a Chip (SoC)
Static Timing Analysis
bitcell
register files
System On A Chip Soc
System on a Chip
Ritesh Garg Summary
Ritesh Garg, based in Mountain View, CA, US, is currently a Circuit Design Engineer at Apple. Ritesh Garg brings experience from previous roles at MediaTek and Synopsys Inc. Ritesh Garg holds a 2003 - 2005 Indian Institute of Technology, Bombay. With a robust skill set that includes Memory Design, Circuit Design, Compiler Design, SRAM, CMOS and more. Ritesh Garg has 1 emails and 2 mobile phone numbers on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.