Component Design Engineer @ (March 2011 - March 2013)
ASIC Verification Engineer @ (January 2007 - December 2011)
Pankaj Patel Skills
SystemVerilog
Simulations
Semiconductors
UVM
ASIC
AXI
SoC
Verilog
Open Verification Methodology
VLSI
NCSim
EDA
ModelSim
I2C
Specman
Debugging
Verification
C++
SAN
Functional Verification
Pankaj Patel Summary
Pankaj Patel, based in Santa Clara, CA, US, is currently a Director, Design Verification at Astera Labs. Pankaj Patel brings experience from previous roles at Microsoft, SanDisk, a Western Digital Brand and Cisco Systems. With a robust skill set that includes SystemVerilog, Simulations, Semiconductors, UVM, ASIC and more. Pankaj Patel has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Pankaj Patel?
Find contact details for 700 million professionals.