Master of Science - MS (Electrical and Computer Engineering)
Xi'an Jiaotong University
Bachelor of Science - BS (Electrical and Electronics Engineering)
Mark Rong Skills
Physical Design
Clock Tree Synthesis
Timing Closure
Place & Route
IC
Timing
EDA
ASIC
SoC
Static Timing Analysis
Perl
Low-power Design
Physical Verification
TCL
Verilog
Debugging
System on a Chip (SoC)
VLSI
Semiconductors
LVS
Low Power Design
Place And Route
System On A Chip Soc
System on a Chip
Mark Rong Summary
Mark Rong, based in San Jose, CA, US, is currently a Principal Physical Design Engineer (Synthesis and Timing) at Marvell Technology. Mark Rong brings experience from previous roles at Synopsys Inc, TSMC North America, Marvell Semiconductor and Mentor Graphics. Mark Rong holds a Master of Science - MS in Electrical and Computer Engineering @ Northwestern University. With a robust skill set that includes Physical Design, Clock Tree Synthesis, Timing Closure, Place & Route, IC and more. Mark Rong has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Mark Rong?
Find contact details for 700 million professionals.