2011 -
2016 Senior ASIC and SoC Verification Engineer @
Manuj Patel Education
Motivational Pathway 2006
-
2010
Manuj Patel Skills
SystemVerilog
UVM
ASIC
Application Specific Integrated Circuits Asic
FPGA
VLSI
Verilog
SoC
Open Verification Methodology
VHDL
Perl
ModelSim
C
C++
System On A Chip Soc
System Verilog
Functional Verification
OVM
RTL design
System on a Chip
Application Specific Integrated Circuits
Manuj Patel Summary
Manuj Patel, based in Noida, UP, IN, is currently a Senior Principal Engineer at NXP Semiconductors. Manuj Patel brings experience from previous roles at NXP Semiconductors, Qualcomm and Intel Corporation. Manuj Patel holds a 2006 - 2010 Motivational Pathway. With a robust skill set that includes SystemVerilog, UVM, ASIC, Application Specific Integrated Circuits Asic, FPGA and more. Manuj Patel has 1 emails and 1 mobile phone numbers on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.