Louis Phan Email & Phone Number
Sr. Physical Design Manager @ Marvell India
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Louis Phan Location
- San Jose, CA, US
Louis Phan Work
- 2002 -now Sr. Physical Design Manager @
- 2000 -2002 Staff Design Engineer @
- 1999 -1999 Senior Design Engineer @ Philips Semiconductor
- 1994 -1999 Design Engineer @ VLSI Technology
Louis Phan Skills
- ASIC
- Physical Design
- EDA
- Floorplanning
- SoC
- Timing Closure
- IC
- Low-power Design
- VLSI
- CMOS
- Semiconductors
- Static Timing Analysis
- Integrated Circuit Design
- Verilog
- Application-Specific Integrated Circuits (ASIC)
- Customer Service
- Application Specific Integrated Circuits Asic
- Microsoft Word
- Sales
- Software Development
- InDesign
- Low Power Design
- Application Specific Integrated Circuits
Louis Phan Summary
- Louis Phan, based in San Jose, CA, US, is currently a Sr. Physical Design Manager at Marvell Semiconductor. Louis Phan brings experience from previous roles at LSI Corporation, Philips Semiconductor and VLSI Technology. With a robust skill set that includes ASIC, Physical Design, EDA, Floorplanning, SoC and more. Louis Phan has 1 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Louis Phan?
Find contact details for 700 million professionals.
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co