Hardware Engineering Intern @ (April 2021 - July 2021)
Aradhana Event Co-ordinator @ (December 2019 - January 2020)
Jyotsna M Education
National Institute of Technology Karnataka
Bachelor of Technology - BTech (Electronics and Communications Engineering)
2018-2022
VVS Sardar Patel PU College 2016-2017
Cluny Convent High School - India
Jyotsna M Summary
Jyotsna M, based in Bengaluru, KA, IN, is currently a Senior ASIC Design Engineer at NVIDIA. Jyotsna M brings experience from previous roles at NVIDIA, Qualcomm and IEEE NITK. Jyotsna M holds a 2018 - 2022 Bachelor of Technology - BTech in Electronics and Communications Engineering @ National Institute of Technology Karnataka. Jyotsna M has 1 emails on RocketReach.
Looking for a different Jyotsna M?
Find contact details for 700 million professionals.