Design Engineer - DFT @ (September 2006 - December 2009)
Jayesh Pandey Education
ABV-Indian Institute of Information Technology and Management
M.Tech. (VLSI-Design)
NIT Hamirpur (H.P.)
B.Tech. (EE)
Jayesh Pandey Summary
Jayesh Pandey, based in Santa Clara, CA, US, is currently a Senior Methodology Engineer (DFT) at NVIDIA. Jayesh Pandey brings experience from previous roles at Tech Vulcan (Client Qualcomm), eInfochips, Texas Instruments and LSI Corporation. Jayesh Pandey holds a M.Tech. in VLSI-Design @ ABV-Indian Institute of Information Technology and Management. Jayesh Pandey has 3 emails and 3 mobile phone numbers on RocketReach.
Looking for a different Jayesh Pandey?
Find contact details for 700 million professionals.