If you need more lookups,
subscriptions start at $34 USD/month.
Jack Lai Location
California, United States
Jack Lai Work
Tapeout @ (August 2026 - Present)
AMS layout @ (January 2024 - August 2026)
Staff Mixed Signal Layout Lead @ (October 2021 - December 2023)
Sr. Analog Layout Design Lead @ (November 2019 - October 2021)
PLL Mask Design Lead @ (June 2016 - October 2019)
Senior Mask Designer @ (September 2013 - June 2016)
IC Mask Designer @ Touchstone Semiconductor (October 2010 - August 2013)
Technical of Things @ (January 2010 - January 2011)
Jack Lai Education
California State Polytechnic University
Bachelor Of Science (Real Estate, Law, Finance)
2005-2010
Silicon Drafting Institute
(Design)
Jack Lai Skills
IC
Mixed Signal
LVS
DRC
ASIC
Floorplanning
Analog
FinFET
Analog Circuit Design
Physical Design
Integrated Circuit Design
Integrated Circuits (IC)
CMOS
Cadence Virtuoso
Cadence
BiCMOS
Power Management
Physical Verification
Microprocessors
PLL
Dracula
Cadence Virtuoso XL
Comparators
Application-Specific Integrated Circuits (ASIC)
Layout Versus Schematic (LVS)
Design Rule Checking (DRC)
Microsoft Office
Layout Versus Schematic Lvs
Design Rule Checking Drc
Integrated Circuit
Integrated Circuits Ic
Application Specific Integrated Circuits Asic
Integrated Circuits
Layout Versus Schematic
Design Rule Checking
Application Specific Integrated Circuits
Jack Lai Summary
Jack Lai, based in California, United States, is currently a Tapeout at NVIDIA. Jack Lai brings experience from previous roles at Marvell Technology, PsiQuantum, Apple and Intel Corporation. Jack Lai holds a 2005 - 2010 Bachelor Of Science in Real Estate, Law, Finance @ California State Polytechnic University. With a robust skill set that includes IC, Mixed Signal, LVS, DRC, ASIC and more. Jack Lai has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Jack Lai?
Find contact details for 700 million professionals.