If you need more lookups,
subscriptions start at $34 USD/month.
Eric Reiss Location
Austin, TX, US
Eric Reiss Work
SMTS @ (January 2022 - Present)
MTS @ (January 2019 - January 2022)
MTS @ (January 2017 - January 2019)
Senior Advanced FPGA and ASIC Engineer @ (January 2015 - January 2017)
Senior Clock Engineer @ (September 2009 - January 2015)
Timing engineer @ (September 2008 - September 2009)
Eric Reiss Education
University of Wisconsin-Madison
(Electrical and Electronics Engineering)
2004-2008
GLENBARD WEST HIGH SCHOOL 2000-2004
Eric Reiss Skills
ASIC
Verilog
RTL design
SoC
Debugging
Processors
VLSI
Static Timing Analysis
SPICE
Synopsys Primetime
ARM
Primetime
IC
DFT
FPGA
Timing Closure
Perl
Eric Reiss Summary
Eric Reiss, based in Austin, TX, US, is currently a SMTS at Marvell Technology. Eric Reiss brings experience from previous roles at Marvell Technology, GlobalFoundries, General Dynamics Mission Systems and NVIDIA. Eric Reiss holds a 2004 - 2008 University of Wisconsin-Madison. With a robust skill set that includes ASIC, Verilog, RTL design, SoC, Debugging and more. Eric Reiss has 1 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Eric Reiss?
Find contact details for 700 million professionals.