If you need more lookups,
subscriptions start at $34 USD/month.
Eric Reiss Location
Austin, TX, US
Eric Reiss Work
2022 -now SMTS @
2019 -2022 MTS @
2017 -2019 MTS @
2015 -2017 Senior Advanced FPGA and ASIC Engineer @
2009 -2015 Senior Clock Engineer @
2008 -2009 Timing engineer @
Eric Reiss Education
University of Wisconsin-Madison
(Electrical and Electronics Engineering)
2004-2008
GLENBARD WEST HIGH SCHOOL 2000-2004
Eric Reiss Skills
ASIC
Verilog
RTL design
SoC
Debugging
Processors
VLSI
Static Timing Analysis
SPICE
Synopsys Primetime
ARM
Primetime
IC
DFT
FPGA
Timing Closure
Perl
Eric Reiss Summary
Eric Reiss, based in Austin, TX, US, is currently a SMTS at Marvell Technology. Eric Reiss brings experience from previous roles at Marvell Technology, GlobalFoundries, General Dynamics Mission Systems and NVIDIA. Eric Reiss holds a 2004 - 2008 University of Wisconsin-Madison. With a robust skill set that includes ASIC, Verilog, RTL design, SoC, Debugging and more. Eric Reiss has 1 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Eric Reiss?
Find contact details for 700 million professionals.