1993 -1998 Sr. Mask layout designer @ Ramtron International
1989 -1993 Sr. Mask Designer @
1985 -1986 Mask Designer @
1981 -1983 mask designer @ intel
Dan Kist Education
DeVry University
Bachelor of Science - BS (Electrical and Electronics Engineering)
2014-2017
DeVy Institute of Tech.
AASEET (Electronics Engineering Technology)
1979-1981
Dan Kist Skills
BiCMOS
DRC
Floorplanning
LVS
Physical Verification
Cadence Virtuoso
CMOS
Layout Versus Schematic (LVS)
Integrated Circuits (IC)
Mixed Signal
Semiconductors
System on a Chip (SoC)
Cadence
Circuit Design
Integrated Circuit Design
Low-power Design
Mask Design
PLL
Power Management
RF
Semiconductor Industry
SoC
Virtuoso
VLSI
Technology
Layout
Mask
Dan Kist Summary
Dan Kist, based in San Diego, CA, US, is currently a Sr. Layout Engineer at pSemi, A Murata Company. Dan Kist brings experience from previous roles at Analog Devices, Qualcomm - QCT, SMSC and Linear Technology. Dan Kist holds a 2014 - 2017 Bachelor of Science - BS in Electrical and Electronics Engineering @ DeVry University. With a robust skill set that includes BiCMOS, DRC, Floorplanning, LVS, Physical Verification and more. Dan Kist has 2 emails and 1 mobile phone numbers on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.