If you need more lookups,
subscriptions start at $34 USD/month.
Ching Yu Location
Sunnyvale, CA, US
Ching Yu Work
Senior Principal Engineer @ (January 2011 - Present)
Co-Founder, Vice President of Engineering @ (January 2010 - January 2011)
MTS @ (January 2008 - January 2009)
Principal Architect @ (January 2007 - January 2008)
Vice President Asic and Silicon Engineering @ (January 2003 - January 2006)
Director of Asic Engineering @ Virata Globespanvirata (January 1999 - January 2002)
Design Engineer and Design Manager @ (January 1988 - January 1999)
Ching Yu Education
Santa Clara University
Master of Business Administration (Marketing, Organizational Leadership)
University of California, Los Angeles
Bachelor of Science (Electronics Engineering)
Ching Yu Skills
RTL design
SystemVerilog
Semiconductors
Physical Design
Mixed Signal
Embedded Systems
ASIC
Hardware Architecture
Static Timing Analysis
CMOS
Processors
FPGA
Low Power Design
SoC
Verilog
VLSI
EDA
System Architecture
IC
Ching Yu Summary
Ching Yu, based in Sunnyvale, CA, US, is currently a Senior Principal Engineer at Intel Corporation. Ching Yu brings experience from previous roles at Xingtera, Dust Networks and Level 5 Networks. Ching Yu holds a Master of Business Administration in Marketing, Organizational Leadership @ Santa Clara University. With a robust skill set that includes RTL design, SystemVerilog, Semiconductors, Physical Design, Mixed Signal and more. Ching Yu has 2 emails and 3 mobile phone numbers on RocketReach.
Looking for a different Ching Yu?
Find contact details for 700 million professionals.