2011 -2011 Power Management Ic Design Engineering Intern @
2010 -2011 Graduate School Research at Analog and Mixed Signal Center @
now Senior Analog Design Engineer at Marvell Semiconductor @
Chen Education
Texas A&M University
Master of Engineering (Electrical Engineering, Engineering, Design)
2009-2011
Shanghai Jiao Tong University
Bachelor of Science
2005-2009
Chen Skills
HSpice
Cadence Virtuoso
Matlab
Simulink
Verilog
C++
Analog
Analog Circuit Design
CMOS
Integrated Circuit Design
PLL
Mixed Signal
VLSI
PCB design
RF
SPICE
Phase-Locked Loop (PLL)
Cadence Spectre
Debugging
Low-power Design
Electronics
SoC
IC
Circuit Design
Integrated Circuit
Low Power Design
Phase Locked Loop Pll
Phase Locked Loop
Chen Summary
Chen, based in United States, is currently a Senior Analog Design Engineer at Marvell Semiconductor. Chen brings experience from previous roles at Qualcomm, Texas A&m University and Marvell Semiconductor. Chen holds a 2009 - 2011 Master of Engineering in Electrical Engineering, Engineering, Design @ Texas A&M University. With a robust skill set that includes HSpice, Cadence Virtuoso, Matlab, Simulink, Verilog and more. Chen has 2 emails on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.