Aparna Mohan Email & Phone Number
Design Verification Engineer @ NVIDIA
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Aparna Mohan Location
- Austin, TX, US
Aparna Mohan Work
- 2026 -now Design Verification Engineer @
- 2025 -now Program Committee Member : Test, Verification, and Security Track @ 43rd IEEE International Conference on Computer Design (ICCD 2025)
- 2025 -now Technical Program Committee Member @ 7th ACM/IEEE International Symposium on Machine Learning for CAD
- 2025 -now Technical Program Committee Member : Engineering Papers and Research Track @ DVCon Europe
- 2025 -now Mentor @
- 2025 -now Technical Program Committee Member @
- 2023 -2026 Design Verification Engineer @
- 2023 -2023 Senior Staff Verification Engineer @
- 2020 -2023 Staff Verification Engineer @
- 2017 -2020 Senior Verification Engineer @
- 2014 -2017 Design Verification Engineer @
- 2013 -2014 Graduate Research Assistant @
- 2013 -2013 Mixed Signal IC Design Intern @
- 2013 -2013 Graduate Leadership Development Series Participant @
- 2012 -2013 Academic Assistant for Geology I:Physical (MEA 101) @
- 2010 -2012 Scientist and Engineer,Laboratory for Electro-Optics Systems @
- 2010 -2010 Associate Software Engineer @
- 2009 -2009 Summer Intern @
Aparna Mohan Education
- North Carolina State University
Master of Science (M.S.) (Electrical Engineering)
2012-2014 - College of Engineering Trivandrum
B.Tech (Applied Electronics and Instrumentation)
2006-2010 - St.Thomas Central School
10,10+2 (Physics,Maths,Chemistry,Computer,English)
1994-2004
Aparna Mohan Skills
- Formal Verification
- Assertion Based Verification
- Team Leadership
- System on a Chip (SoC)
- Universal Verification Methodology (UVM)
- SystemVerilog
- Application-Specific Integrated Circuits (ASIC)
- Circuit Design
- Power Electronics
- FPGA
- Very-Large-Scale Integration (VLSI)
- Debugging
- Matlab
- VHDL
- C++
- Pspice
- Verilog
- Visual Basic
- C
- Cadence Virtuoso
- 8051 Microcontroller
- Integrated Circuit Design
- Xilinx ISE
- MSP430
- FPGA designing
- Calibre
- Functional Verification
- Integrated Circuit
- Design
- Research
- Verification
Aparna Mohan Summary
- Aparna Mohan, based in Austin, TX, US, is currently a Design Verification Engineer at NVIDIA. Aparna Mohan brings experience from previous roles at 43rd IEEE International Conference on Computer Design (ICCD 2025), 7th ACM/IEEE International Symposium on Machine Learning for CAD, DVCon Europe and Rewriting the Code. Aparna Mohan holds a 2012 - 2014 Master of Science (M.S.) in Electrical Engineering @ North Carolina State University. With a robust skill set that includes Formal Verification, Assertion Based Verification, Team Leadership, System on a Chip (SoC), Universal Verification Methodology (UVM) and more. Aparna Mohan has 2 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Aparna Mohan?
Find contact details for 700 million professionals.
Others Named Aparna Mohan
Aparna Mohan
Executive Director
United States
Aparna Mohan
Design Verification Engineer
Austin, TX, US
Aparna Mohan
Senior Data Scientist
New York, NY, US
Aparna Mohan
Global Head of Partnerships, Spring by Citi
New York, NY, US
Aparna Mohan
Lead Product Manager
Bengaluru, KA, IN
Aparna Mohan
Head of Financial Risk, IA
Melbourne, VIC, AU
Aparna Mohan
Software Engineer
California, United States
Top NVIDIA Employees
Lasandra Brill
Vice President, Global Digital Marketing
Santa Clara, CA, US
Sarah Tariq
VP, Autonomous Driving Software
Santa Clara, CA, US
Richard Bogues
Vice President Solutions Architecture
Santa Clara, CA, US
Jason Paul
Vice President, GeForce Platform Technology
Santa Clara, CA, US
Shara Tibken
Managing Editor
United States
Alison Wagonfeld
Chief Marketing Officer
California, United States
Ned Finkle
Vice President of External Affairs
Santa Clara, CA, US
Deepu Talla
Vice President and General Manager - Robotics and Edge AI
Santa Clara, CA, US
Michael Copeland
Managing Editor
California, United States
Raji Cherian
VP of SOC Hardware Engineering
Santa Clara, CA, US
John Spitzer
VP of Developer and Performance Technology
Santa Clara, CA, US
Ankit Patel
VP Developer Marketing
Santa Clara, CA, US
Gilad Shainer
Senior Vice President Networking
Santa Clara, CA, US
Bryan Catanzaro
Vice President, Applied Deep Learning Research
Santa Clara, CA, US
Kimberly Powell
Vice President and General Manager, Healthcare at NVIDIA
Santa Clara, CA, US
Dane Aconfora
Vice President of Engineering
Santa Clara, CA, US
Yuan Cao
Vice President of Software Engineering
Santa Clara, CA, US
Gabriele Gorla
VP of System Engineering
Santa Clara, CA, US
Angela Ying
Vice President of Business Operations
Santa Clara, CA, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co