Andre Horiuchi Email
Sr. Principal Verification Engineer @ Cadence Design Systems
5 free lookup(s). No credit card required.
If you need more lookups,
subscriptions start at $34 USD/month.
Andre Horiuchi Location
- State of São Paulo, Brazil
Andre Horiuchi Work
- Sr. Principal Verification Engineer @ (February 2024 - Present)
- Senior Design Verification Engineer @ Manpower (For Renesas ) (June 2022 - December 2023)
- Senior Design Verification Specialist @ Idea Electronic Systems (May 2021 - June 2022)
- Senior Design Verification Engineer @ (May 2018 - May 2021)
- Senior Design Verification Engineer @ (December 2016 - May 2018)
- Sr Design Verification Engineer @ (December 2015 - July 2016)
- Sr. Design Verification Engineer @ (December 2010 - December 2015)
- R and D engineer @ (November 2009 - November 2010)
- Senior IC test and verification engineer @ (January 2001 - October 2009)
- Production Manager @ (July 1999 - December 2000)
- System and application engineer @ (April 1992 - June 1999)
Andre Horiuchi Education
- 千葉大学 Chiba University
MSC (Electrical Engineering - Fault tolerant and test of logic circuits)
1990-1991 - 千葉大学 Chiba University
Research student (Electrical Engineering - Fault tolerant systems)
1989-1989 - Universidade Federal do Paraná
BSC (- - Intern at Furukawa Industrial Ltda, R&D, Cable characterization devices - Intern at Instituto Tecnológico do Paraná (TECPAR), Electro-Electronic Lab, Metrology - Worked at Banco do Estado do Paraná, Office worker - General Organizer: "III Semana Paranaense de Engenharia de Segurança", 1987, UFPR - UGC)
1983-1988
Andre Horiuchi Skills
- SoC
- IC
- Integrated Circuit Design
- Verilog
- Functional Verification
- ASIC
- RTL design
- SystemVerilog
- Mixed Signal
- Semiconductors
- RTL coding
- CMOS
- semiconductor Test
- C++
- Electronics
- Debugging
- Microcontrollers
- Cadence
- Testing
- Simulations
- Embedded Software
- Embedded Systems
- Microelectronics
- FPGA
- EDA
- DFT
- Analog Circuit Design
- Formal Verification
- VLSI
- Circuit Design
- VHDL
- Japanese
- Field Programmable Gate Arrays Fpga
- System On A Chip Soc
- Integrated Circuits Ic
- Application Specific Integrated Circuits Asic
- Lean Six Sigma
- Very Large Scale Integration Vlsi
- System on a Chip
- Integrated Circuits
- Application Specific Integrated Circuits
- Field Programmable Gate Arrays
- Very Large Scale Integration
Andre Horiuchi Summary
- Andre Horiuchi, based in State of São Paulo, Brazil, is currently a Sr. Principal Verification Engineer at Cadence Design Systems. Andre Horiuchi brings experience from previous roles at Manpower (For Renesas ), Idea Electronic Systems, NXP Semiconductors and Unitec Semicondutores. Andre Horiuchi holds a 1990 - 1991 MSC in Electrical Engineering - Fault tolerant and test of logic circuits @ 千葉大学 Chiba University. With a robust skill set that includes SoC, IC, Integrated Circuit Design, Verilog, Functional Verification and more. Andre Horiuchi has 2 emails on RocketReach.
Looking for a different Andre Horiuchi?
Find contact details for 700 million professionals.
Top Cadence Design Systems Employees
Mahesh Kailasam
Corporate Vice President, R and D
Los Altos, CA, US
John Wall
CFO
San Jose, CA, US
Yufeng Luo
Corporate VP R and D, Digital Design Implementation BU
San Jose, CA, US
Dan Menge
VP, Corporate Development M and A Integration
San Jose, CA, US
Suketu Desai
Vice President, Technical Field Operations
San Jose, CA, US
Michael Tian
Vice President Of Engineering
San Jose, CA, US
Sumbal Rafiq
Corporate Vice President of Engineering
San Jose, CA, US
Qinghua Liu
Vice President, Research and Development
San Jose, CA, US
Ann Cao
Vice President Information Technology
San Jose, CA, US
Wendy Zhang
SVP Global Workplace Resources
San Jose, CA, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co