Yp Chen Email
FPGA ASIC Verification Architect @ Intel Corporation
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Yp Chen Location
- San Jose, CA, US
Yp Chen Work
- FPGA ASIC Verification Architect @
Yp Chen Education
- University of Michigan College of Engineering
MS (Electrical, Electronics and Communications Engineering)
1995-1997 - National Cheng Kung University
Bachelor of Science - BS (Electrical Engineering)
1988-1992
Yp Chen Summary
- Yp Chen, based in San Jose, CA, US, is currently a FPGA ASIC Verification Architect at Intel Corporation. Yp Chen holds a 1995 - 1997 MS in Electrical, Electronics and Communications Engineering @ University of Michigan College of Engineering. Yp Chen has 2 emails on RocketReach.
Looking for a different Yp Chen?
Find contact details for 700 million professionals.
Others Named Yp Chen
Yp Chen
Senior Contract Analyst, Mexico Deep Water Project
Tianjin, China
Yp Chen
Online Ecommerce
Singapore
Yp Chen
FPGA ASIC Verification Architect
San Jose, CA, US
Top Intel Corporation Employees
Mark Castleman
Managing Director, Intel AI Cloud and BMG
New York, NY, US
Lip-Bu Tan
Chief Executive Officer
San Jose, CA, US
Sally Piao
Vice President and General Manager
Santa Clara, CA, US
John Zucker
Vice President of Global Business Development and Marketing
Santa Clara, CA, US
Changhong Dai
Vice President, Global Supply Chain
Santa Clara, CA, US
Stephen Keeney
Corporate Vice President
Santa Clara, CA, US
David Price
Chief Product Owner - HR Enterprise Solutions
Folsom, CA, US
Nicole Guzzo
CEO Communications Manager
California, United States
Greg Ernst
Chief Revenue Officer
San Francisco, CA, US
Xiaoran Tong
Vice President, Corp Strategy
Santa Clara, CA, US
John Andersen
Chief Executive Officer
Winchester, KY, US
Mahooya Dinda
Chief Financial Officer, Client Computing Group, VP Finance
California, United States
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co