If you need more lookups,
subscriptions start at $34 USD/month.
Weili Chen Location
Toronto, ON, CA
Weili Chen Work
Analog Mixed Signal IC Layout Design @ (February 2025 - Present)
HiSilicon @ HiSilicon (August 2016 - February 2025)
Senior Member of Technical Staff, Physical Design @ (December 2012 - August 2016)
Sr IC Layout Designer @ AMD/ATI (June 2004 - October 2012)
Sr RFIC Layout Engineer @ Sirific Wireless (July 2002 - June 2004)
Layout Designer @ Quake Technologies/AMCC (November 2000 - July 2002)
Weili Chen Education
Yanshan University
M.Sc (Electrical Engineering)
Carleton University
(VLSI Design)
Weili Chen Skills
Cadence Virtuoso
Mixed Signal
Analog
CMOS
DRC
Layout
LVS
IC
Silicon
PLL
Physical Design
EDA
Floorplanning
VLSI
ESD control
RF circuits
Physical Verification
Calibre
ESD
Parasitic Extraction
BiCMOS
Pcell Development
FINFET layout
High Speed Layout
Integrated Circuits (IC)
PMO
Structures
Reliability
Interfaces
Integrated Circuits Ic
Program Management
Semiconductors
Management
Design
Integrated Circuits
Weili Chen Summary
Weili Chen, based in Toronto, ON, CA, is currently a Analog Mixed Signal IC Layout Design at Synopsys Inc. Weili Chen brings experience from previous roles at HiSilicon, Semtech Snowbush IP/Rambus, AMD/ATI and Sirific Wireless. Weili Chen holds a M.Sc in Electrical Engineering @ Yanshan University. With a robust skill set that includes Cadence Virtuoso, Mixed Signal, Analog, CMOS, DRC and more. Weili Chen has 1 emails on RocketReach.
Looking for a different Weili Chen?
Find contact details for 700 million professionals.