Member of Technical Staff @ (October 2010 - February 2011)
Senior ASIC Design Engineer @ (June 2002 - October 2010)
Vinod Bhat Education
Stanford University
MS (EE)
2000-2002
Indian Institute of Technology, Bombay
B Tech (Electrical Engineering)
1996-2000
Vinod Bhat Skills
RTL design
SoC
Verilog
Algorithms
ASIC
Static Timing Analysis
Computer Architecture
Logic Synthesis
Primetime
Timing Closure
VLSI
Processors
RTL
Functional Verification
Low-power Design
DFT
EDA
Integrated Circuit Design
Application-Specific Integrated Circuits (ASIC)
Very-Large-Scale Integration (VLSI)
System on a Chip (SoC)
Management
Ic Design
Computer Hardware
System on a Chip Soc
Integrated Circuit
Application Specific Integrated Circuits Asic
Design
Low Power Design
Very Large Scale Integration Vlsi
Asic Design
Application Specific Integrated Circuits
System on a Chip
Very Large Scale Integration
Vinod Bhat Summary
Vinod Bhat, based in San Jose, CA, US, is currently a ASIC Design Manager at Meta. Vinod Bhat brings experience from previous roles at Apple, Intel Corporation and InvenSense, Inc.. Vinod Bhat holds a 2000 - 2002 MS in EE @ Stanford University. With a robust skill set that includes RTL design, SoC, Verilog, Algorithms, ASIC and more. Vinod Bhat has 4 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Vinod Bhat?
Find contact details for 700 million professionals.