Tim Chiew Email
Director of IP and System Design Engineering @ Lattice Semiconductor
5 free lookup(s). No credit card required.
If you need more lookups,
subscriptions start at $34 USD/month.
Tim Chiew Location
- Penang, Malaysia
Tim Chiew Work
- 2024 -now Director of IP and System Design Engineering @
- 2023 -now Director of FPGA IP Design Engineering, Programmable Solution Group of Intel @
- 2019 -2023 Senior Manager of Engineering (IP Development - 5G, Highspeed Communication and Ethernet PTP 1588 IPs) @
- 2015 -2019 Manager of Engineering (IP Development - Ethernet IPs, PTP 1588 IPs) @
- 2011 -2015 Section Head of IP Design Engineering (Ethernet IPs) @
- 2010 -2011 Senior Design Engineer (Serial Rapid IO IP, XAUI IP) @
- 2007 -2010 Silicon and Emulation Validation Lead (System-On-Chip) @
- 2004 -2007 Silicon and Emulation Validation Engineer (Ethernet IP, DFX, System On-Chip) @
Tim Chiew Education
- Universiti Sains Malaysia
Tim Chiew Summary
- Tim Chiew, based in Penang, Malaysia, is currently a Director of IP and System Design Engineering at Lattice Semiconductor. Tim Chiew brings experience from previous roles at Intel Corporation and AlteraFPGA. Tim Chiew holds a Universiti Sains Malaysia. Tim Chiew has 2 emails on RocketReach.
Looking for a different Tim Chiew?
Find contact details for 700 million professionals.
Others Named Tim Chiew
Top Lattice Semiconductor Employees
Sarah Youngbauer
Associate Vice President
United States
Ron Ho
Corporate Vice President, Hardware
California, United States
Vishal Suthar
Vice President of Software Engineering
California, United States
Terese Kemble
Chief People Officer, Senior Vice President
Saratoga, CA, US
Tyler Fidanzo
Vice President Finance
West Linn, OR, US
Eric Sivertson
Vice President
Los Gatos, CA, US
Ben Debord
VP Global Operations and Quality
Hillsboro, OR, US
Raemin Wang
Vice President, North America Sales
California, United States
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co