MESI Protocol for Cacche Coherency in Multicore Architecture.
L2 Processing in Routing ASICs
Verification Methodologies: VMM & UVM
Verilog
Vmm and Uvm
Design
Hvl
Ic Design
Verification Methodologies
Mesi Protocol for Cacche Coherency in Multicore Architecture
System Verilog
Platform
IC
Silicon Bringup
Ethernet Phy
Usb Phy
Clock Domain Crossing
Mixed Signal Verification
Phase Locked Loop
Subham Banerjee Summary
Subham Banerjee, based in Cork, IE, is currently a Principal Design Verification Architect and EMEA IP Lead at AMD. Subham Banerjee brings experience from previous roles at Qualcomm, Intel Corporation and Xilinx. Subham Banerjee holds a 2002 - 2006 B.Tech in Electronics @ Kalyani Govt. Engineering College(K.G.E.C). With a robust skill set that includes SystemVerilog, ASIC, SoC, UVM, VMM and more. Subham Banerjee has 2 emails on RocketReach.
Looking for a different Subham Banerjee?
Find contact details for 700 million professionals.