Bachelor of Engineering (B.E.) (Electronics and Communications Engineering)
2009-2013
Vijaya pre university college 2007-2009
Sheetal S Summary
Sheetal S, based in Bengaluru, KA, IN, is currently a Design verification engineer at Capgemini Engineering. Sheetal S brings experience from previous roles at Altran, Aricent and Asarva Chips & Technologies Pvt Ltd. Sheetal S holds a 2013 - 2015 Master of Technology (M.Tech.) in VLSI & ES @ PES University. Sheetal S has 1 emails on RocketReach.
Looking for a different Sheetal S?
Find contact details for 700 million professionals.