Scott Clapper Email & Phone Number
Sr. Physical Design Engineer @ Frontgrade Technologies
5 free lookup(s). No credit card required.
If you need more lookups,
subscriptions start at $34 USD/month.
Scott Clapper Location
- Kalispell, MT, US
Scott Clapper Work
- Sr. Physical Design Engineer @ (August 2024 - Present)
- Sr. Physical Design Engineer @ (February 2023 - June 2023)
- Sr. Physical Design Engineer @ (July 2022 - February 2023)
- Sr. Physical Design Lead @ (February 2021 - August 2022)
- Physical Design Technical Lead Manager @ HCL Technologies/ Intel (January 2019 - January 2020)
- Sr. Architect @ (January 2013 - January 2019)
- Sr. Physical Design Consultant @ (January 2013 - January 2014)
- Sr. Physical Design Consultant @ (January 2012 - January 2013)
- Sr. VLSI Physical Design Consultant @ (January 2011 - January 2012)
- ASIC Development Consultant @ (January 2010 - January 2011)
- Staff Physical Design Engineer @ (January 2007 - January 2010)
- Sr. Project Lead @ (January 2004 - January 2007)
- Sr. Member of Technical Staff @ (January 2000 - January 2004)
- Design Manager @ (January 1996 - January 2000)
- Project Lead @ (January 1989 - January 1996)
- Physical Design Engineer @ (January 1983 - January 1989)
- Physical Design Engineer @ (January 1980 - January 1983)
Scott Clapper Education
- Institute for Business and Technology
- San Jose Bible College
- Milwaukee Area Technical College
- Tech High School (Boys' Tech, Milwaukee Tech, Bradley Tech)
Scott Clapper Skills
- Static Timing Analysis
- Physical Design
- Flow Development
- Place & Route
- ASIC
- SoC
- DRC
- Timing Closure
- Physical Verification
- EDA
- Low-power Design
- LVS
- Floorplanning
- Logic Synthesis
- IC
- Mixed Signal
- Formal Verification
- VLSI
- Microprocessors
- Cadence
- Cadence Virtuoso
- Processors
- Power Analysis
- Synopsys tools
- Debugging
- Timing
- Hercules
- Circuit Design
- Virtuoso
- ARM
- Magma
- Digital Signal Processors
- SERDES
- Silicon
- TCL
- RTL design
- Compilers
- Tcl-Tk
- Functional Verification
- DFT
- Semiconductor Industry
- CMOS
- System on a Chip (SoC)
- Application-Specific Integrated Circuits (ASIC)
- Design Rule Checking (DRC)
- Integrated Circuits (IC)
- Vehicles
- System on a Chip Soc
- Place and Route
- Design Rule Checking Drc
- Tcl Tk
- Integrated Circuits Ic
- Application Specific Integrated Circuits Asic
- Duet
- Design
- Low Power Design
- Digital Signal
- Integration
- Automation
- System on a Chip
- Application Specific Integrated Circuits
- Design Rule Checking
- Integrated Circuits
Scott Clapper Summary
- Scott Clapper, based in Kalispell, MT, US, is currently a Sr. Physical Design Engineer at Frontgrade Technologies. Scott Clapper brings experience from previous roles at L&T Technology Services, HCL America, Inc., Synapse Design Inc. and HCL Technologies/ Intel. Scott Clapper holds a Institute for Business and Technology. With a robust skill set that includes Static Timing Analysis, Physical Design, Flow Development, Place & Route, ASIC and more. Scott Clapper has 3 emails and 5 mobile phone numbers on RocketReach.
Looking for a different Scott Clapper?
Find contact details for 700 million professionals.
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co