If you need more lookups,
subscriptions start at $34 USD/month.
Randall Paul Location
San Jose, CA, US
Randall Paul Work
2008 -now Senior Staff Design Engineer @
2004 -2008 Senior High Speed Digital Design Engineer @
2001 -2004 Design Engineer IV @
2000 -2001 ASiC Design Engineer @
1998 -2000 Design Engineer @ Seagate Corporation
1995 -1998 Design Engineer @ Integral Peripherals Corporation
1989 -1992 Design Engineer @ IPT, Incorporated
1987 -1989 Design Engineer @ Unisys Peripherals Group
1987 -1987 Design Engineer @ Helios, Incorporated
Randall Paul Education
Carnegie Mellon University
B.S (Electrical Engineering)
1983-1987
Tower Hill School
High School Diploma (General)
1979-1983
Randall Paul Skills
Low-power Design
GPS
GSM
MEMS
RFID+
ARM Cortex-M3
Signal Integrity
FPGA
Circuit Design
PCB design
Embedded Software
USB
SoC
ASIC
PCIe
Low Power Design
Arm Cortex M3
Randall Paul Summary
Randall Paul, based in San Jose, CA, US, is currently a Senior Staff Design Engineer at Western Digital. Randall Paul brings experience from previous roles at Micron Technology, Quantum, Emulex and Seagate Corporation. Randall Paul holds a 1983 - 1987 B.S in Electrical Engineering @ Carnegie Mellon University. With a robust skill set that includes Low-power Design, GPS, GSM, MEMS, RFID+ and more. Randall Paul has 3 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Randall Paul?
Find contact details for 700 million professionals.