Rajesh Singh Email
Design Engineer @ Pacific Digital
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Rajesh Singh Location
- Costa Mesa, CA, US
Rajesh Singh Work
- Design Engineer @ (March 2003 - Present)
- Design Engineer @ Terago Communications (January 2002 - January 2002)
- Design Engineer @ (January 1998 - January 2002)
- Design Engineer @ Digital Electronics (January 1989 - January 1993)
Rajesh Singh Education
- University of Mumbai
Bachelor Of Science (Biology, Electronics)
1986-1989
Rajesh Singh Skills
- Verilog
- Integrated Circuit Design
- Timing Closure
- SoC
- RTL design
- Simulations
- C
- EDA
- Logic Synthesis
- ASIC
- System Architecture
- Systems Design
- Semiconductors
- FPGA
- Embedded Systems
Rajesh Singh Summary
- Rajesh Singh, based in Costa Mesa, CA, US, is currently a Design Engineer at Pacific Digital. Rajesh Singh brings experience from previous roles at Terago Communications, Lsi, an Avago Technologies Company and Digital Electronics. Rajesh Singh holds a 1986 - 1989 Bachelor Of Science in Biology, Electronics @ University of Mumbai. With a robust skill set that includes Verilog, Integrated Circuit Design, Timing Closure, SoC, RTL design and more. Rajesh Singh has 1 emails on RocketReach.
Looking for a different Rajesh Singh?
Find contact details for 700 million professionals.
Others Named Rajesh Singh
Rajesh Singh
Founder and CEO
Delhi, India
Rajesh Singh
Vice President
Hartford, CT, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co