Bachelor of Engineering (B.E.) (Electrical and Electronics Engineering)
1998-2002
Pushkar P Skills
RTL design
EDA
Marketing
Semiconductors
Static Timing Analysis
Sdram
Logic Design
TCL
SQL
SystemVerilog
Customer Support
Logic Synthesis
Debugging
Ddr Phy Ip
VHDL
Java
Memory Interfaces
Perl
Timing Closure
Synopsys Primetime
ASIC
System on a Chip Soc
Synopsys tools
Graphic Design
SoC
Business Analysis
Floorplanning
Synopsys Design Compiler
Verilog
Design Integration
Field Programmable Gate Arrays Fpga
Silicon Power Om
High Speed Interfaces
ARM
Silicon Validation
C++
C#
Pushkar P Summary
Pushkar P, based in San Jose, CA, US, is currently a Memory Silicon Validation at Google. Pushkar P brings experience from previous roles at Intel Corporation, Cadence Design Systems, Synopsys Inc and LSI Corporation. Pushkar P holds a 2004 - 2005 Master of Science (M.S) in Computer systems @ Victoria University. With a robust skill set that includes RTL design, EDA, Marketing, Semiconductors, Static Timing Analysis and more. Pushkar P has 3 emails on RocketReach.
Looking for a different Pushkar P?
Find contact details for 700 million professionals.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.