High density, double-sided, multi-layer, layer count restricted PCBs
SMT, BGA, microBGA, blind/buried/micro vias
PCB design
Electronics
Digital Signal Processors
Integrated Circuit Design
FPGA
DFT
PCIe
Cadence
Semiconductors
Engineering Management
Analog
Bga
Microbga
Density
Blind/Buried/Micro Vias
Layer Count Restricted Pcbs
High Density
Cisco
CAD
Solutions
Multi Layer
Cadence Pcb Router Specctra
Double Sided
SMT
Design
Services
Cadence Pcb Editor Allegro
Cadence Pcb Editor
Cadence Pcb Router
Peter Serino Summary
Peter Serino, based in San Diego, CA, US, is currently a Senior PCB Designer, Program Manager at Freedom CAD Services, Inc.. Peter Serino brings experience from previous roles at Altera, Celestica, Hughes Aircraft/Delco Propulsion Systems and Precision Circuits Technology, Inc. Peter Serino holds a Doctor of Jurisprudence in Law @ Arizona State University College of Law. With a robust skill set that includes Cadence PCB Editor (Allegro), Cadence PCB Router (Specctra), Cadence Constraint Manager, Valor, High speed interfaces/routing challenges and more. Peter Serino has 3 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Peter Serino?
Find contact details for 700 million professionals.