Peter Nagey's Location
Tempe, Arizona, United States
Peter Nagey's Work
Peter Nagey's Education
University of Idaho
Master of Science in Electrical Engineering (Electrical Engineering)
1996
University of Utah
Bachelor of Science (Electrical Engineering, Applied Physics)
1985 - 1989
Peter Nagey's Summary
Peter Nagey, based in Tempe, Arizona, United States, is currently a Analog Senior Design Engineering Manager at Microchip Technology, bringing experience from previous roles at Microchip Technology, Confidential Startup in Stealth Mode, Sirf Technology and Freescale Semiconductor. Peter Nagey holds a Master of Science in Electrical Engineering in Electrical Engineering @ University of Idaho. Peter Nagey has 1 email on RocketReach.