Peer Schmitt Email
FPGA technologist @ ADICSYS
5 free lookup(s). No credit card required.
If you need more lookups,
subscriptions start at $34 USD/month.
Peer Schmitt Location
- France
Peer Schmitt Work
- 2011 -now FPGA technologist @
- 2006 -2010 FPGA architect and team lead @ Abound Logic
- 2001 -2006 ASIC design and FPGA architect @
- 1999 -2001 ASIC design engineer @
- 1999 -1999 ASIC design engineer @
Peer Schmitt Education
- ISEP - école d'ingénieurs du numérique
Master of Science in Electrical Engineering
1994-1997 -
(Mathematics)
1992-1994
Peer Schmitt Skills
- CAD
- RTL design
- Physical Design
- SoC
- FPGA
- Digital Design
- ASIC
- Verilog
- Static Timing Analysis
- EDA
- Timing Closure
- IC
- LVS
- Physical Verification
- Circuit Design
- TCL
- VHDL
- Low Power Design
- DFT
- ModelSim
- RTL coding
- Functional Verification
- Floorplanning
- Logic Design
- VLSI
- Debugging
- Semiconductors
- Primetime
- Simulation
- CMOS
- Timing
- ATPG
- Perl
- Signal Integrity
- DRC
- Integrated Circuit Design
- Emulation
- SystemVerilog
- Cadence
- Logic Synthesis
- System Architecture
- Sales
- Microsoft Office
- SQL
Peer Schmitt Summary
- Peer Schmitt, based in France, is currently a FPGA technologist at ADICSYS. Peer Schmitt brings experience from previous roles at Abound Logic, Mentor graphics, Intel Corp. and BULL. Peer Schmitt holds a 1994 - 1997 Master of Science in Electrical Engineering @ ISEP - école d'ingénieurs du numérique. With a robust skill set that includes CAD, RTL design, Physical Design, SoC, FPGA and more. Peer Schmitt has 1 emails on RocketReach.
Looking for a different Peer Schmitt?
Find contact details for 700 million professionals.
Others Named Peer Schmitt
Top ADICSYS Employees
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co