2010 -
2016 Verification and Methodology engineer @
Pavan S Skills
RTL Verification
SystemVerilog
ModelSim
Perl
Verilog
ASIC
Functional Verification
RTL design
Debugging
NCSim
VLSI
USB
Physical Verification
LVS
DRC
Simulations
SoC
EDA
VHDL
Testing
VCS
UVM
System on a Chip (SoC)
Application-Specific Integrated Circuits (ASIC)
Universal Verification Methodology (UVM)
Very-Large-Scale Integration (VLSI)
Formal Verification
Pavan S Summary
Pavan S, based in United States, is currently a Design Verification Engineer at Synopsys Inc. Pavan S brings experience from previous roles at Qualcomm and NXP Semiconductors. With a robust skill set that includes RTL Verification, SystemVerilog, ModelSim, Perl, Verilog and more. Pavan S has 2 emails on RocketReach.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.