Parag Rao's Location

San Jose, CA, US

Parag Rao's Work

  • Design Verification, Next-Gen CPU @ Google
  • MTS Verification Engineer @ AMD
  • Senior Verification Engineer @ AMD

Parag Rao's Education

  • San Jose State University

    M.S in Electrical Engineering (Digital VLSI)

    2013 - 2015
  • University of Mumbai

    Bachelor of Engineering (BE) (Electrical and Electronics Engineering)

    2008 - 2012

Parag Rao's Skills

  • VLSI
  • Embedded Systems
  • Verilog
  • Hardware Architecture
  • Automation
  • C++
  • Cadence Virtuoso
  • SystemVerilog
  • Perl Script
  • ASIC

Parag Rao's Summary

Parag Rao, based in San Jose, CA, US, is currently a Design Verification, Next-Gen CPU at Google, bringing experience from previous roles at AMD and Xilinx. Parag Rao holds a 2013 - 2015 M.S in Electrical Engineering in Digital VLSI @ San Jose State University. With a robust skill set that includes VLSI, Embedded Systems, Verilog, Hardware Architecture, Automation and more, Parag Rao contributes valuable insights to the industry. Parag Rao has 2 emails on RocketReach.

Redirecting you to the search page.

If you're not automatically redirected, please click here

Not the Parag Rao you were looking for?

Find contact details for 700 million professionals.

Others Named Parag Rao

People Like Parag Rao

Top Google Employees

How It Works
Get a Free Account
Sign up for a free account. No credit card required. Up to 5 free lookups / month.
Search
Search over 700 million verified professionals across 35 million companies.
Get Contact Info
Get contact details including emails and phone numbers (business & personal).
High Performer Summer 2022 RocketReach is a leader in Lead Intelligence on G2 RocketReach is a leader in Lead Intelligence on G2 RocketReach is a leader in Lead Intelligence on G2
talentculture2022
g2crowd
G2Crowd Trusted
chromestore
300K+ Plugin Users