Parag Rao's Location
San Jose, CA, US
Parag Rao's Work
Parag Rao's Education
San Jose State University
M.S in Electrical Engineering (Digital VLSI)
2013 - 2015
University of Mumbai
Bachelor of Engineering (BE) (Electrical and Electronics Engineering)
2008 - 2012
Parag Rao's Skills
Parag Rao's Summary
Parag Rao, based in San Jose, CA, US, is currently a Design Verification, Next-Gen CPU at Google, bringing experience from previous roles at AMD and Xilinx. Parag Rao holds a 2013 - 2015 M.S in Electrical Engineering in Digital VLSI @ San Jose State University. With a robust skill set that includes VLSI, Embedded Systems, Verilog, Hardware Architecture, Automation and more, Parag Rao contributes valuable insights to the industry. Parag Rao has 2 emails on RocketReach.