Michael Neilly Email & Phone Number
Performance Simulator Manager @ Esperanto Technologies, Inc
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Michael Neilly Location
- Sunnyvale, CA, US
Michael Neilly Work
- 2014 -now Performance Simulator Manager @
- 2009 -2014 Architect @
- 2007 -2009 Senior Design Manager @
- 2004 -2007 Logic Design Manager @
- 1998 -2004 Principal Engineer @
- 1989 -1998 MTS @
Michael Neilly Skills
- ASIC
- VLSI
- Verilog
- Static Timing Analysis
- Physical Design
- Debugging
- IC
- TCL
- Microprocessors
- Processors
- Logic Design
- DFT
- Functional Verification
- Timing Closure
- PCIe
- Perl
- Logic Synthesis
- Integrated Circuit Design
- C
- SoC
- RTL design
- Computer Architecture
- Primetime
- Low-power Design
- EDA
- PCB design
- SPICE
- Microarchitecture
- X86
- SystemVerilog
- Hardware Architecture
- FPGA
- Signal Integrity
- Timing
- CMOS
- Semiconductors
- Wastewater Treatment
- Environmental Technologies
- Water Reuse Systems
- Integrated Water Management Systems
- Low Power Design
Michael Neilly Summary
- Michael Neilly, based in Sunnyvale, CA, US, is currently a Performance Simulator Manager at Esperanto Technologies, Inc. Michael Neilly brings experience from previous roles at Intel Corporation, PLX Technology and Transmeta Corporation. With a robust skill set that includes ASIC, VLSI, Verilog, Static Timing Analysis, Physical Design and more. Michael Neilly has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Michael Neilly?
Find contact details for 700 million professionals.
Others Named Michael Neilly
Michael Neilly
Performance Simulator Manager
Sunnyvale, CA, US
Top Esperanto Technologies, Inc Employees
Mike Buchanan
Senior Director of Marketing
California, United States
Michael Neilly
Performance Simulator Manager
Sunnyvale, CA, US
Tom Berg
Hardware Design Engineer
Portland, OR, US
Craig Cochran
Vice President of Marketing And Business Development
California, United States
Matt Ward
Senior Director, Operations
Santa Clara, CA, US
Rajesh Khanna
Vice President, VLSI
Mountain View, CA, US
Mark Papamarcos
Director of Systems Engineering
Menlo Park, CA, US
Daniel Yau
RTL Design Manager
Mountain View, CA, US
Rajendra Lam
Product Test Engineer
California, United States
Richard Steeves
Senior Hardware Design Engineer
Portland, OR, US
Bill Lee
Principal Engineer
Portland, OR, US
Zoran Stanojevic
DFT Lead
California, United States
Bharani Rajendiran
Sr ASIC design engineer
San Jose, CA, US
Rob Joersz
Senior Verification Engineer
Portland, OR, US
Ricard Sierra
Software Engineer
Barcelona, CT, ES
Daniel Yau
RTL Design Manager
Sunnyvale, CA, US
Magi Smith
Compiler Engineer
United States
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co