If you need more lookups,
subscriptions start at $34 USD/month.
Kin-Kee Sit Location
Santa Clara, CA, US
Kin-Kee Sit Work
VP of VLSI @ (September 2021 - Present)
Director of VLSI @ (March 2004 - August 2021)
Staff Engineer @ (July 2002 - March 2004)
MTS @ Afara Websystems (acquired by Sun Microsystems) (May 2001 - July 2002)
Senior Design Engineer @ (May 1997 - May 2001)
Kin-Kee Sit Education
Stanford University
MSEE (Computer Architecture, VLSI)
1995-1997
University of Wisconsin-Madison
BSEE (Electrical and Computer Engineering, Physics)
1991-1995
Kin-Kee Sit Skills
SoC
Semiconductors
ASIC
RTL design
Intel
VLSI
Computer Architecture
Verilog
Timing Closure
Processors
Static Timing Analysis
EDA
Microprocessors
Functional Verification
SystemVerilog
Debugging
Hardware Architecture
Digital Signal Processors
ARM
Firmware
TCL
System on a Chip (SoC)
Very-Large-Scale Integration (VLSI)
ARM Architecture
Application-Specific Integrated Circuits (ASIC)
Leadership
System On A Chip Soc
Photoshop
Microsoft Excel
Application Specific Integrated Circuits Asic
Very Large Scale Integration Vlsi
System on a Chip
Very Large Scale Integration
Application Specific Integrated Circuits
Kin-Kee Sit Summary
Kin-Kee Sit, based in Santa Clara, CA, US, is currently a VP of VLSI at Ambarella Inc. Kin-Kee Sit brings experience from previous roles at Ambarella, Sun Microsystems, Afara Websystems (acquired by Sun Microsystems) and Intel. Kin-Kee Sit holds a 1995 - 1997 MSEE in Computer Architecture, VLSI @ Stanford University. With a robust skill set that includes SoC, Semiconductors, ASIC, RTL design, Intel and more. Kin-Kee Sit has 2 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Kin-Kee Sit?
Find contact details for 700 million professionals.