Bachelor of Engineering (BEng) (Electrical, Electronics and Communications Engineering)
2008-2012
Kavya Setty Skills
Verilog
VHDL
Cadence Virtuoso
C++
ModelSim
Perl
Functional Verification
Xilinx ISE
Cadence NC-Verilog
Simulations
Compilers
Chipscope Pro
Synopsys Primetime
SystemVerilog
System Verilog
Design Compiler
QuestaCDC
Clock Domain Crossing
Computer Architecture
VLSI
SoC
ASIC
RTL Design
FPGA
Cadence Nc Verilog
Ic Compiler 1 &2
Formality
Kavya Setty Summary
Kavya Setty, based in Sunnyvale, CA, US, is currently a Physical Design Engineer at Google. Kavya Setty brings experience from previous roles at Intel Corporation, University of Southern California and Indian Institute of Science. Kavya Setty holds a 2012 - 2014 Master's degree in Electrical Engineering @ University of Southern California. With a robust skill set that includes Verilog, VHDL, Cadence Virtuoso, C++, ModelSim and more. Kavya Setty has 4 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Kavya Setty?
Find contact details for 700 million professionals.