John Laberinto Location
- San Francisco, CA, US
John Laberinto Work
- 2020 -now QA and Applications Engineer @
- 2017 -2018 Tutor and Education Team Support @
- 2013 -2014 SI Instructor @ Center for Science and Mathematics Education - San Francisco State University
- 2012 -2013 Tutor @
- 2009 -2010 Tutor and Student Assistant @ San Francisco State University MESA Engineering Program
John Laberinto Education
- San Francisco State University
Master of Science (M.S.) (Electrical Engineering)
2012-2016 - San Francisco State University
Bachelor of Science (B.S.) (Electrical Engineering)
2006-2010
John Laberinto Skills
- Social Networking
- C++
- PSpice
- Analog Circuit Design
- Digital Circuit Design
- Physics
- LTSpice
- Matlab
- Embedded C
- Cadence Virtuoso
- Synopsys Custom Design Tools
- IC Design
- Teaching
- Technical Writing
- Quantitative Research
- CMOS
- Very-Large-Scale Integration (VLSI)
- ARM Cortex-M
- Verilog
John Laberinto Summary
- John Laberinto, based in San Francisco, CA, US, is currently a QA and Applications Engineer at Analog Bits. John Laberinto brings experience from previous roles at Sylvan Learning, Center for Science and Mathematics Education - San Francisco State University, Learning Assistance Center - San Francisco State University and San Francisco State University MESA Engineering Program. John Laberinto holds a 2012 - 2016 Master of Science (M.S.) in Electrical Engineering @ San Francisco State University. With a robust skill set that includes Social Networking, C++, PSpice, Analog Circuit Design, Digital Circuit Design and more. John Laberinto has 2 emails and 3 mobile phone numbers on RocketReach.
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Looking for a different John Laberinto?
Find contact details for 700 million professionals.
Others Named John Laberinto
John Laberinto
QA and Applications Engineer
San Francisco, CA, US
Top Analog Bits Employees
Bhargav Kalva
Analog Ic Design Engineer
San Jose, CA, US
Kevin Huynh
PLL IC Designer
California, United States
Dilip Lalwani
Fractional Sales Executive
San Jose, CA, US
Terence Ly
Mask Layout Design Engineer
San Francisco, CA, US
Mahesh Tirupattur
Chief Executive Officer
Sunnyvale, CA, US
Akshit Daftari
IC Mask Design Manager
San Jose, CA, US
Akhil Valsaraj
Circuit Design Engineer
California, United States
Mike Ang
Chief Technology Officer - Serdes
San Francisco, CA, US
Pranshu Kalra
Circuit Design Engineer
Santa Clara, CA, US
Dinan Lin
Circuit Design Engineer
Sunnyvale, CA, US
John Laberinto
QA and Applications Engineer
San Francisco, CA, US
Harish Prabakaran
Circuit Design Engineer
Cupertino, CA, US
Anand Verma
Circuit Design Engineer
Sunnyvale, CA, US
Rolly Baradiya
Circuit Design Engineer
Santa Clara, CA, US
Stephen C.
Circuit Design Engineer
United States
Alan Rogers
President
Palo Alto, CA, US
How It Works
Get a Free Account
Sign up for a free account. No credit card required. Up to 5 free lookups.
Search the #1 Contact Database
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co