If you need more lookups,
subscriptions start at $34 USD/month.
John Factoran Location
United States
John Factoran Work
2023 -now Sr. Staff ASIC Design Engineer @
2012 -2023 Senior Staff Engineer @
2010 -2012 Senior ASIC Engineer @
2009 -2010 Staff ASIC Design Engineer @
2000 -2010 Staff ASIC Design Engineer @
1996 -2000 ASIC Design Engineer @ Mykotronx
John Factoran Education
Loyola Marymount University
Master of Science
1997-2000
Loyola Marymount University
Bachelor of Science
1991-1995
St. John Bosco
High School
1987-1991
John Factoran Skills
AMBA AHB
SoC
ASIC
RTL design
Verilog
FPGA
Functional Verification
ModelSim
VHDL
Digital Design
TCL
Xilinx
Perl
Debugging
Primetime
Semiconductors
Static Timing Analysis
Embedded Systems
Simulation
RTL coding
DFT
Shell Scripting
IP
ARM
Architecture
Formal Verification
IC
Firmware
SystemVerilog
Integrated Circuit Design
System on a Chip (SoC)
Application-Specific Integrated Circuits (ASIC)
ARM Architecture
Field-Programmable Gate Arrays (FPGA)
Integrated Circuits (IC)
John Factoran Summary
John Factoran, based in United States, is currently a Sr. Staff ASIC Design Engineer at Northrop Grumman. John Factoran brings experience from previous roles at Qualcomm, SafeNet, CSR and SiRF Technology. John Factoran holds a 1997 - 2000 Master of Science @ Loyola Marymount University. With a robust skill set that includes AMBA AHB, SoC, ASIC, RTL design, Verilog and more. John Factoran has 1 mobile phone numbers on RocketReach.
Looking for a different John Factoran?
Find contact details for 700 million professionals.