If you need more lookups,
subscriptions start at $34 USD/month.
Ji Chen Location
Santa Clara, CA, US
Ji Chen Work
2013 -now Staff Analog Design Engineer @
2010 -2011 Sr. RFIC design engineer @
2007 -2010 Senior analog and RFIC Design Engineer @ NanoAmp Solutions
2006 -2007 Senior analog and RFIC Design Engineer @ Mobert Semiconductor
2006 -2006 Senior Electrical Engineer @
Ji Chen Education
University of Central Florida 2001-2006
Fudan University 1997-2001
Ji Chen Skills
PLL
IC
CMOS
Analog
VCO
Circuit Design
Spectre
Mixed Signal
Semiconductors
ASIC
Analog Circuit Design
Cadence Virtuoso
Matlab
Electrical Engineering
SoC
RF
Low-power Design
Integrated Circuit Design
EDA
Verilog
Signal
Design Engineering
Engineering
Manufacturing
Design
Low Power Design
Ji Chen Summary
Ji Chen, based in Santa Clara, CA, US, is currently a Staff Analog Design Engineer at Intel Corporation. Ji Chen brings experience from previous roles at Quantenna Communications, NanoAmp Solutions, Mobert Semiconductor and Skyworks Solutions, Inc.. Ji Chen holds a 2001 - 2006 University of Central Florida. With a robust skill set that includes PLL, IC, CMOS, Analog, VCO and more. Ji Chen has 4 emails on RocketReach.
Looking for a different Ji Chen?
Find contact details for 700 million professionals.
Get contact details of over 700M profiles across 60M companies - all with industry-leading accuracy. Sales and Recruiter users, try out our Email Finder Extension.
Use our AI-Powered Email Finder
Find business and personal emails and mobile phone numbers with exclusive coverage across niche job titles, industries, and more for unparalleled targeting. Also available via our Contact Data API.