Jerin Xavier Email & Phone Number
CPU Design Engineer @ NUVIA Inc
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Jerin Xavier Location
- Austin, TX, US
Jerin Xavier Work
- CPU Design Engineer @ (May 2020 - Present)
- CPU Design Engineer @ (January 2016 - May 2020)
- CPU Design Engineer @ (January 2011 - January 2016)
- Research Assistant @ (January 2010 - January 2011)
- Hardware Engineer @ Nokia Siemens Networks (January 2007 - January 2010)
Jerin Xavier Skills
- Digital Circuit Design
- FPGA prototyping
- Floorplanning
- H-Spice
- Logic Design
- Logic Synthesis
- Low-power Design
- Microprocessors
- Physical Design
- Place & Route
- SRAM
- Silicon Validation
- Static Timing Analysis
- Verilog
- PowerPoint
- Public Speaking
- Graphic Design
- Perl
- ASIC
- VLSI
- Integrated Circuit Design
- Place And Route
- Xilinx
- Engineering
- TCL
- Circuit Design
- Embedded Systems
- SoC
- EDA
- Simulations
- Low Power Design
- H Spice
Jerin Xavier Summary
- Jerin Xavier, based in Austin, TX, US, is currently a CPU Design Engineer at NUVIA Inc. Jerin Xavier brings experience from previous roles at Intel Corporation, AMD, Arizona State University and Nokia Siemens Networks. With a robust skill set that includes Digital Circuit Design, FPGA prototyping, Floorplanning, H-Spice, Logic Design and more. Jerin Xavier has 2 emails and 3 mobile phone numbers on RocketReach.
Looking for a different Jerin Xavier?
Find contact details for 700 million professionals.
Others Named Jerin Xavier
Jerin Xavier
CPU Design Engineer
Austin, TX, US
Jerin Xavier
Chief Manager - Projects
New Delhi, DL, IN
Jerin Xavier
Sr. Area sales executive
Ernakulam, KL, IN
Jerin Xavier
Senior Associate HR and Admin
Kerala, India
Top NUVIA Inc Employees
Srividya Gurumurthy
Senior Staff Physical Design Engineer
Austin, TX, US
Tejas Kotadia
Principle Engineer
Santa Clara, CA, US
Jeff Golden
DV at Nuvia
Austin, TX, US
Jerin Xavier
CPU Design Engineer
Austin, TX, US
Andrew Bell
EDA and CAD
Belmont, CA, US
Wenpei Lin
Principal Engineer, IC Packaging
California, United States
Jignesh Trivedi
Verification
Fremont, CA, US
Gandhi Ramachandran
SoC Physical Design Engineer
Bengaluru, KA, IN
Geetha Vedaraman
Member of Technical Staff
Fremont, CA, US
Shlok Ghate
CPU verification engineer
San Jose, CA, US
Murthy Rangavazzala
Engineer
Santa Clara, CA, US
Michael Upshur
Machine Operator
Philadelphia, PA, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co