Jeffrey Kleck Email & Phone Number
Senior Computer Hardware Design Engineer @ Sealevel Systems
5 free lookup(s). No credit card required.
If you need more lookups,
subscriptions start at $34 USD/month.
Jeffrey Kleck Location
- Easley, SC, US
Jeffrey Kleck Work
- 2022 -now Senior Computer Hardware Design Engineer @
- 2000 -now Principal Engineer and Owner @ Kleck Electrical Design, LLC
- 2018 -2022 Senior Principal Electrical Engineer @
- 2015 -2018 Adjunct Professor @ Oregon Institute of Technology
- 2008 -2018 Senior Electronics Engineer @
- 2009 -2015 Adjunct Professor – EET Department @ Portland Community College
- 2008 -2015 Adjunct Professor – Engineering Department @ Portland Community College
- 1982 -2008 Senior Software and Hardware Engineer @
Jeffrey Kleck Education
- Portland State University
Doctor of Philosophy (Ph.D.) (Computer and Electical Engineering)
1998-1999 - University of Portland
Master's Degree (Electrical and Electronics Engineering)
1987-1991 - University of Portland
Master of Business Administration (M.B.A.) (Business Administration and Management, General)
1983-1985 - Case Western Reserve University
Bachelor's Degree (Computer Engineering)
1977-1982
Jeffrey Kleck Skills
- Product Development
- Manufacturing
- Cross-functional Team Leadership
- Design for Manufacturing
- Lean Manufacturing
- Process Improvement
- Product Marketing
- Testing
- Microsoft Office
- Embedded Systems
- Skills Software Repertoire • High-level languages (C++ ,C, TESLA, PASCAL, Basic, APL, Fortran, Algol, Cobol, Lisp, Smalltalk). • Assembly languages (68000, 6800, 8080/8085, 8051, PDP-11, RT-11, DEC 20/60). • Operating Systems (Unix, Windows, VxWorks). Hardware Repertoire • Microprocessor architecture and design, memory and I/O interfaces, digital circuits, PAL/PLD/FPGA devices, IEEE-488 (GPIB), PCI, PCI-X, transmission line & termination theory, transistor & amplifier theory, and analog/digital filters. • High-performance PCB design experience in multi-layer analog, digital, and mixed-signal environments (Concept/Allegro, Altium, & Orcad). • High-speed parallel & serial bus designs up to 40 Gbps data rates. • High-speed data acquisition systems with sample rates up to 1 GHz. Management Repertoire • Organizational behavior and development, labor-management relations, and managerial economics. • Project scheduling.
- Continuous Improvement
- C++
- C
- Pascal
- Basic
- Visual Basic
- APL
- Fortan
- Algol
- COBOL
- Lisp
- Smalltalk
- 68000
- 6800
- 8080/8085
- 8051
- PDP-11
- RT-11
- Unix
- Linux
- Windows
- VxWorks
- Real-Time Operating Systems (RTOS)
- PAL/PLD
- Field-Programmable Gate Arrays (FPGA)
- IEEE standards
- PCI
- PCIe
- PCI-X
- PCB Design
- Concept
- Allegro
- Altium Designer
- OrCAD Capture CIS
- Electronics
- Engineering
- Team Building
- Microsoft Project
- Program Management
Jeffrey Kleck Summary
- Jeffrey Kleck, based in Easley, SC, US, is currently a Senior Computer Hardware Design Engineer at Sealevel Systems, Inc.. Jeffrey Kleck brings experience from previous roles at Kleck Electrical Design, LLC, Pacific Star Communications, Inc. (PacStar), Oregon Institute of Technology and Leupold & Stevens, Inc.. Jeffrey Kleck holds a 1998 - 1999 Doctor of Philosophy (Ph.D.) in Computer and Electical Engineering @ Portland State University. With a robust skill set that includes Product Development, Manufacturing, Cross-functional Team Leadership, Design for Manufacturing, Lean Manufacturing and more. Jeffrey Kleck has 3 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Jeffrey Kleck?
Find contact details for 700 million professionals.
Top Sealevel Systems Employees
Earle Foster
Sr. VP Sales
Simpsonville, SC, US
Susan O'Hanlan
President
Liberty, SC, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co