Jack Chui Email & Phone Number
IO Subsystem Technical Lead @ Intel Corporation
5 free lookup(s).
If you need more lookups,
subscriptions start at $34 USD/month.
Jack Chui Location
- Fremont, CA, US
Jack Chui Work
- IO Subsystem Technical Lead @ (December 2016 - Present)
- Sr. MTS and Manager for Memory PHY and IO Subsystem @ Altera (February 2012 - December 2016)
- Sr. MTS Transceiver Team @ Altera (August 2011 - February 2012)
- MTS and Memory Team @ Altera (March 2008 - August 2011)
- Senior Designer and Low Cost Family Memory Team @ Altera (March 2004 - March 2008)
- Advance Engineer and Multifunctional Apex-E and Max II Team @ Altera (July 1999 - March 2004)
Jack Chui Education
- UC Berkeley 1995-1999
Jack Chui Skills
- Python
- Silicon Validation
- ASIC
- Static Timing Analysis
- Spyglass
- Lec
- Verilog
- TCL
- Primetime
Jack Chui Summary
- Jack Chui, based in Fremont, CA, US, is currently a IO Subsystem Technical Lead at Intel Corporation. Jack Chui brings experience from previous roles at Altera. Jack Chui holds a 1995 - 1999 UC Berkeley. With a robust skill set that includes Python, Silicon Validation, ASIC, Static Timing Analysis, Spyglass and more. Jack Chui has 2 emails and 1 mobile phone numbers on RocketReach.
Looking for a different Jack Chui?
Find contact details for 700 million professionals.
Top Intel Corporation Employees
Stephen Keeney
Corporate Vice President
Santa Clara, CA, US
G2 Crowd Trusted
300K+ Plugin Users
© 2026 RocketReach.co