If you need more lookups,
subscriptions start at $34 USD/month.
Hiroshi Takeuchi Location
San Jose, CA, US
Hiroshi Takeuchi Work
Sr. Signal Integrity Engineer @ (May 2024 - Present)
Design Engineer @ (December 2019 - February 2024)
Design Engineer @ Megachips Technology America Corpration (October 2013 - December 2019)
Contractor @ Micrel (October 2012 - February 2013)
Design Consultant @ (December 2011 - September 2012)
ENGINEERING MANAGER @ (September 2001 - June 2009)
PROJECT MANAGER @ (September 1997 - September 2001)
SUPERVISOR, OPTICAL SEMICONDUCTOR DEPARTMENT @ (July 1994 - March 1997)
DESIGN ENGINEER, MICROWAVE DEVICES DEPARTMENT @ (April 1987 - June 1994)
DESIGN ENGINEER @ (October 1991 - September 1992)
Hiroshi Takeuchi Education
Tokyo University of Agriculture and Technology
M.S. (Electronics Engineering)
1982-1987
Hiroshi Takeuchi Skills
Technology
RF
Analog Circuit Design
BiCMOS
SPICE
Telecommunication
Analog
ASIC
Telecommunications
Integrated Circuit Design
PLL
Circuit Design
Integrated Circuit
Mixed Signal
CMOS
LNA
SoC
Opamp
VCO
Telecommunication Industry
Semiconductors
Design
Wireless
Low Power Design
Hardware
Silicon
IC
Hiroshi Takeuchi Summary
Hiroshi Takeuchi, based in San Jose, CA, US, is currently a Sr. Signal Integrity Engineer at Sanmina. Hiroshi Takeuchi brings experience from previous roles at Kinetic Technologies, Megachips Technology America Corpration, Micrel and REVOLUTION SEMICONDUCTOR LABS. Hiroshi Takeuchi holds a 1982 - 1987 M.S. in Electronics Engineering @ Tokyo University of Agriculture and Technology. With a robust skill set that includes Technology, RF, Analog Circuit Design, BiCMOS, SPICE and more. Hiroshi Takeuchi has 3 emails and 2 mobile phone numbers on RocketReach.
Looking for a different Hiroshi Takeuchi?
Find contact details for 700 million professionals.