Gytis Baranauskas's Location
Culver City, CA, US
Gytis Baranauskas's Education
- University of California, Irvine
MSEE (Electrical and Electronics Engineering)
2015 - 2017 - San Jose State University
Bachelor of Science (Electrical and Electronics Engineering)
2010 - 2015 - Santa Monica College
Gytis Baranauskas's Skills
- Vector Gen
- Embedded Systems
- ASIC
- Testing Equipment Scopes
- Cadence Virtuoso
- Xilinx ISE
- FPGA
- Verilog
- Electrical Engineering
- Multimeters
Gytis Baranauskas's Summary
Gytis Baranauskas, based in Culver City, CA, US, is currently a IC Design Engineer at Pacific MicroCHIP Corp.. Gytis Baranauskas holds a 2015 - 2017 MSEE in Electrical and Electronics Engineering @ University of California, Irvine. With a robust skill set that includes Vector Gen, Embedded Systems, ASIC, Testing Equipment Scopes, Cadence Virtuoso and more, Gytis Baranauskas contributes valuable insights to the industry. Gytis Baranauskas has 1 email and 1 mobile phone number on RocketReach.
5 free lookups per month.
Not the Gytis Baranauskas you were looking for?
Find contact details for 700 million professionals.
People Like Gytis Baranauskas
-
1
-
24
-
11
-
11
-
5+5
-
12
Top Pacific Microchip Corp. Employees
-
ViewDalius Baranauskas
Chief Executive Officer at Pacific Microchip Corp.
Chicago, Illinois, United States21 -
32
-
View
Reza Ramezani
Senior Analog Design Engineer at Pacific Microchip Corp.
Los Angeles, California, United States42 -
12
-
2
-
1
-
View
Ieva Ivanauskas
Director, Business Development and Finance at Pacific Microchip Corp.
Los Angeles, California, United States11 -
1
-
11
-
1
-
35+
How It Works
Get a Free Account
Sign up for a free account. No credit card required. Up to 5
free lookups / month.
Search
Search over 700
million verified professionals across 35 million companies.
Get Contact Info
Get contact details including emails and phone numbers
(business & personal).
G2Crowd Trusted
300K+
Plugin Users
